International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 International Conference On Emerging Trends in Mechanical and Electrical Engineering (ICETMEE- 13th-14th March 2014)

RESEARCH ARTICLE

OPEN ACCESS

Cascaded H-Bridge Multilevel Inverter in a Single-Phase eleven level

Authors Name/s per 1st Aditya Parashar (Author) line 1 (of Affiliation): dept. name of organization line 2-name of organization, acronyms acceptable line 3-Gwalior, India line 4-adi.18jan@gmail.com Authors Name/s per 2nd Affiliation (Author) line 1 (of Affiliation): dept. name of organization line 2-name of organization, acronyms acceptable line 3-City, Country line 4-e-mail address if desired

Abstract-

This paper basically concentrates on the design and implementation of new topologies for a single phase eleven level cascaded H-bridge multilevel inverter by using different kinds of switching schemes. The main purpose of this paper is to increase the number of voltage level at the output without addition of any complexity to power circuit. The main advantages of this proposed topology is to reduce the THD and less electromagnetic interface EMI generation and high voltage with very nearer to sinusoidal waveform. In this paper, various kinds of carrier pulse width modulation techniques are proposed as which minimize the total harmonic distortion and improve the out voltage from the proposed technology and POD modulation techniques reduce the THD at lower. A number of H-bridge arranged in cascaded manner to increase the voltage level with the different switching schemes analyzed in this paper. It is observed that this new topology can be recommended to single phase eleven level cascaded H-bridge inverter for better and enhanced performance over the conventional methods. The simulation model is created by MATLAB2009 software version. Index Term- Cascaded H-bridge Multilevel inverter, different phase pulse width modulation, lower total harmonic distortion, EMI **Keywords**—Multi-level inverter, RV topology and carrier phase-shifted PWM.

I. INTRODUCTION

A multilevel inverter is a power electronic device that is used for high-power high-voltage applications such as Uninterruptible power supplies, flexible ac transmissionsystems, and high voltage dc transmission systems. Whereas conventional two level inverter have some limitations in highpower high-voltage applications due to switching losses and power ratings [1-2]. Multi-level power conversion is provided more than two voltage levels to achieve smoother and less distorted dc to ac power conversion and it can generate a multiple-step voltage waveform with less distortion, less

switching frequency and higher efficiency. The stepped waveform is synthesized by multiple voltage levels generated by the proper connection of the load. This connection is performed by the proper switching of the power semiconductors. To obtain a quality output voltage waveform they require high switching frequency along with different pulse-width modulation strategies [3]. Multi-level inverter offers several advantages over two-level inverter hence improves the output voltage waveform, reduced (dv/dt) voltage stress on the load and also reduces electromagnetic interference problems, but it has

some disadvantages. One of the most obvious disadvantages is the requirement of higher number of power semiconductor switches. Every switch requires a gate driver circuit, therefore increasing the complexity and size of the overall circuit [4]. Lower voltage rated switches can be used in multi-level inverter instead of higher number of semiconductor switches which can be minimized cost of the semiconductor switches as compared to two level inverters. The multilevel cascaded H-bridge (CHB) inverter shown in Figure 2.1 is one of the popular inverter topologies for highpower applications due to its high voltage operating capability, low dv/dt with reduce total harmonic distortion (THD) and modular structure for reduced manufacturing cost [5]. The conventional modulation schemes for the multilevel CHB inverter

modulation schemes for the multilevel CHB inverter include carrier based sinusoidal modulations with phase opposition disposition techniques [6, 7]. The levelshifted modulation schemes have a good THD profile, but suffer from unbalanced power distribution [8-10], whereas the phase shifted schemes are simpler but produce higher total harmonic distortion (THD) [8]

Rustamji Institute of Technology

International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 International Conference On Emerging Trends in Mechanical and Electrical Engineering (ICETMEE- 13th-14th March 2014)





Figure 1: one phase leg of inverter (a) two level (b) three level (c) n-levels An equivalent representation of one phase leg of inverters with different levels shown in figure 1, and power semiconductors is represented by an ideal switch with several positions [3].

There are different conventional multi-level inverters topologies are neutral point- clamped, flying apacitors (capacitor clamped), and cascaded H-bridge (CHB). In 1981 Nabae Phase opposite disposition PWM scheme offers great advantages such as improved output voltage waveforms, lower

EMI, and lower THD in comparison of other PWM switching schemes.

II. PROPOSED TOPOLOGY

This topology requires twenty semiconductor switches and five isolated dc sources shown in fig 2.2 According to the table, there are eleven switching combinations to control the inverter and it shows the great redundancy of the topology.



OPERATION OF SINGLE-PHASE ELEVEN-LEVEL INVERTER ARRANGED IN CASCAD MANNER

Operation of the single-phase eleven-level inverter with CHB topology can be easily explained with the help of fig. 1.2 and table I.

When switches S1,S2, S6,S8,S10,S12,S14,S16,S18 and S20 are turned "on" the output voltage will be "Vdc" (i.e., level 1). The output voltage will be "2Vdc" (i.e., level 2) when switches S1,S2,S5,S6,,S10,S12,S14,S16,S18 and S20ar e

turned "on". When S1,S2,S5,S6,S9,S10,,S14,S16,S18 and S20 switches are turned "on" the output voltage will be "3Vdc" (i.e., level3). When switches S1,S2,S5,S6,S9,S10,S13,S14,S18 and S20 are turned on the output voltage will be "4Vdc" (i.e., level4).When switches

\$1,\$2,\$5,\$6,\$9,\$10,\$13,\$14,\$17,\$18


and S20 are turned on the output voltage will be "5Vdc" (i.e.,level 5).

When switches S2,S4,S6,S8,S10,S12,S14,S16,S18 and S20 "on" the output voltage is zero (i.e., level 0). S3,S4,S7,S8,S11,S12,S15,S16,S19 and S20 turn negative half cycle can be generated across load. The voltage blocking capacity of each switch is Vdc [2]. The operation of this topology can also be easily International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 International Conference On Emerging Trends in Mechanical and Electrical Engineering (ICETMEE-13th-14th March 2014)


understood by mode of operation of single-phase eleven-level inverter shown in figure 2. Each voltage source "Vdc" is required 100V. There are eleven sufficient switching modes in generating the multistep levels for a eleven-level inverter..

OPERATION MODE:


Operational modes for this topology is described in following manner, appropriate diagrams also shown below for this topology according to its operation There are six modes of operation for representing the whole phenomenon implanting in this topology





+5v voltage level




+4v voltage










0 Level



т							0	WIT	OIL	CT.											OUTPUT
L	SWITCH STATES																				
E											VOLTAG E										
V												L									
Ε																					
L	<u>\$1</u>	S2	S	S4	S5	S6	S	S8	<u>\$9</u>	\$1	\$1	<u>\$1</u>	\$1	\$14	\$1	\$1	\$1	\$1	\$1	\$2	
			3				7			0	1	2	3		5	6	7	8	9	0	
5	1	1			1	1			1	1			1	1			1	1			5Vdc
4	1	1			1	1			1	1			1	1				1		1	4Vdc
3	1	1			1	1			1	1				√		1		1		1	3Vdc
2	 ✓ 	√			√	 ✓ 				√		1		 ✓ 		√		√		√	2Vdc
4	ľ	ľ			×	ľ				ľ		ľ		×		ľ		ľ		ľ	2 v ac
1	1	1				1		1		1		1		1		1		1		1	Vdc
0		1		1		1		1		1		1		1		1		1		1	0
-l			1	1		1		1		1		1		1		1		1		1	-Vdc
-2			1	1			1	1		1		1		1		1		1		1	-2Vdc
-3			1	1			1	1			1	1		1		1		1		1	-3Vdc
-4			1	1			1	1			1	1			1	1		1		1	-4Vdc
-5			1	1			1	1			1	1			1	1			1	1	-5Vdc

International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 International Conference On Emerging Trends in Mechanical and Electrical Engineering (ICETMEE- 13th-14th March 2014)

MODULATION STRATEGIES:-

There are different pulse width modulation with different phase relationships.

• Phase disposition pulse width modulation (PD PWM):- In phase disposition pulse width modulation strategy, where

all carrier waveforms are in same phase.

• Phase opposition disposition pulse width modulation

(POD PWM):- pulse width modulation (PS PWM):-

Fig.3.1 shows the carrier Phase-opposition pulse width modulation strategy. In phase opposition disposition pulse width modulation strategy, where all carrier waveforms above zero reference are in phase and below

zero reference are 1800 out of phase.

• Alternate phase opposition disposition pulse width modulation (APOD PWM):- In alternate phase opposition disposition PWM scheme where every carrier waveform is in out of phase with its neighbor carrier by 180_0

• Phase-shifted A carrier phase shifted PWM for multilevel inverter is used to generate the stepped multi-level output voltage waveform with lower % THD. In proposed, before implementing the Multicarrier PWM Techniques, the gating signals of multi-level inverter switches are generated by comparing sinusoidal reference wave with triangular carrier waves (N-1=3) with 1200 phase displacement and a constant value at specific intervals of time 0.0.1 0.02 0.03 0.04 0.05-400-2000200400 Selected signal: 2.5




Figure 4.2: PWM output voltage and harmonic spectrum in CHB (Modulat index 0.99 (11level MLI)




Figure 4.4 PWM output and harmonic spectrum in CHB 7level (MI 0.99)

Rustamji Institute of Technology

International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 International Conference On Emerging Trends in Mechanical and Electrical Engineering (ICETMEE-13th-14th March 2014)

III. CONCLUSION:-

Multi level cascaded H bridge inverters from 7-levels 11- levels have been simulated to using Matlab/Simulink. The following conclusions can be made from the analysis As number of level increases, the THD content approaches to small value as expected. Thus it eliminates the need for filter. Though, THD decreases with increase in number of levels, some lower or higher harmonic contents remain dominant in each level. These will be more dangerous in induction drives. Hence the future work may be focused on implementing closed loop control with suitable harmonic elimination.


NUMBER OF COMPONENTS:- The number of required components for single-phase elevenlevel inverter is shown in Table Π

Inverter type	NPC	Flying capacitor	cascade	Proposed
Main switches	2(N-1)	2(N-1)	2(N-1)	(N-1)+4
Main diodes	2(N-1)	2(N-1)	2(N-1)	(N-1)+4
Clamping	2(N-2)(N-	0	0	0
diodes	1)			
DC bus	(N-1)	(N-1)	3(N-	(N-1)/2
Capacitor/			1)/2	
Isolated				
supplies				
Flying	0	(N-1)(N-	0	0
capacitors		2)/2		
Total	(N-	(N-	11/2(N-	(5N+11)/2
numbers	1)(2N+1)	1)(N+8)/2	1)	

TABLE-II

IV. SIMULATION RESULTS:-

In this topology, a carrier based phase shifted PWM scheme is used. The figure 2.2 shows the simulated model of singlephase eleven-level voltage inverter. Twenty IGBTs are used and each of the switches requires a separate gate driver circuit. The simulation parameters are as following R = 20 ohms, L = 10mH, and dc source voltage is 100V; Frequency of carrier signal is 3 kHz. Based on the PODPWM techniques, the harmonic spectrum was analysed using the FFT Window in MATLAB/Simulink. Table III shows THD comparison between different levels. When modulation Index vary between 0.5 and 1, it is called low modulation [09]



PERCENTAGE THD COMPARISON FOR DIFFERENT LEVELS

MODULATION	PWM	PWM	PWM
INDEX	%THD	%THD	%THD
	FOR 11-	FOR 9-	FOR 7-
	LEVEL	LEVEL	LEVEL
0.99	11.31	13.58	18.18
0.95	12.10	15.76	20.97
0.92	13.29	16.59	21.94
0.88	13.97	17.59	22.93
0.75	15.90	17.80	25.38

REFERENCES:

[1] S. Daher, J. Schmid, and F. L. M. Antunes, "Multilevel inverter topologies for stand-alone PV systems," IEEE Trans. Ind Electron., vol. 55, no. 7, pp. 2703-2712, Jul. 2008.

[2] Hemant Joshi, P. N. Tekwani and Amar Hinduja Kolorrol

"Multilevel Inverter For Induction Motor Drives Using RV

Topology," IEEE Trans. Ind. 2010. [3] Jose Rodriguez, Jih-Sheng Lai and Fang Zheng Peng. "Multilevel

Inverters: A survey of topologies, controls and applications." IEEE Trans. Ind.Electronics.vol-49 no.4 pp 724-738, Aug. 2002.

[4] K. Jang-Hwan, S.-K. Sul, and P. N. Enjeti, "A carrier-based PWM

method with optimal switching sequence for a multilevel four-leg voltage source inverter," IEEE Trans. Ind. Appl., vol. 44, no. 4, pp. 1239-1248, Jul./Aug. 2008.

[5] Nabe, I. Takahashi and H. Akagi. "A new neutral point clamped

PWM inverter." IEEE Trans. Ind. Applicat. Vol. 1A-17, pp 518-523, sep. /oct. 1981.

[6] E.Najafi, A.H.M.Yatim and A.S. Samosir. "A new topologyreversing

voltage (RV) for multi-level inverters." 2nd International conference on power and energy (PECon 08), pp 604-608, December 2008 Malaysia.

[7] Ehsan Najafi, and Abdul Halim Mohamed Yatim, "Design and Implementation of a New Multilevel Inverter Topology," IEEE Transactions on industrial electronics, vol. 59, no. 11, November 2012.

[8] Jacob James Nedumgatt, Vijayakumar D., A. Kirubakaran, Umashankar S. "A Multilevel Inverter with Reduced Number of Switches," IEEE Students' Conference on Electrical, Electronics and Computer Science 2012.

[9] Napaphat Lekgamheng and Yuttana Kumsuwan "Phase-Shifted PWM Stretegy of a Seven-level Single-Phase Current Source Inverter For Grid-Connectio Systems," IEEE Trans. Ind. Appl. vol. 978-1-4673-1792-4/13 2013.